

## PLL 的使用

### 1. PLL 作用：用于生成我们设计所需要的时钟频率


- 将输入的时钟进行倍频和分频，并且其相位偏移、占空比等等都可以控制。
- 倍频只能通过 PLL 来实现。
- 当 FPGA 有 PLL 时，建议用 PLL 生成所需要的时钟频率。不建议通过计数器分频等来实现。

### 2. 要求：无需深究其运行机理，主要会用，在 quartusII 里面可以直接生成


#### 使用过程

##### 1. 打开 IP 核管理工具

- a 打开 quartus 软件
- b Tools -> MegaWizard，弹出如下界面



- c 默认选择生成新的 IP 文件，选 next。弹出如下窗口。







- d 按图上选择 ALTPLL，并且在右边起个文件名。然后点 Next 就可以开始设置参数了。

## 2.设置 IP 参数










设置 c0 的输出频率。PLL 的每个频率都有一个预 scale 系数 ( N ) 和一个乘法系数 ( M ) , 范围从 1 到 32。其输出公式为：

$$\text{输出时钟频率} = \text{输入时钟频率} * ( M / N )$$

输出的时钟频率只能由上述公式产生，如果产生不了，则会提示报错。如下图所示。





MegaWizard Plug-In Manager [page 9 of 14]

### ALTPLL

1 Parameter Settings 2 PLL Reconfiguration 3 Output Clocks 4 EDA 5 Summary

clk c0 > clk c1 > clk c2 > clk c3 > clk c4

my\_pll

inclk0  
areset

inclk0 frequency: 50.000 MHz  
Operation Mode: Normal

Clk	Ratio	Ph (deg)	DC (%)
c0	1/1	0.00	50.00
c1	4/1	0.00	50.00

Cyclone IV E

c1 - Core/External Output Clock  
Able to implement the requested PLL

设置输出时钟2

☒ Use this clock

Clock Tap Settings

	Requested settings	Actual settings
<input type="radio"/> Enter output clock frequency:	100.00000000 MHz	200.000000
<input checked="" type="radio"/> Enter output clock parameters:		
Clock multiplication factor	4	4
Clock division factor	1	1
Clock phase shift	0.00 deg	0.00
Phase shift step resolution(ps)		
Clock duty cycle (%)	50.00	50.00

More Details >>

Per Clock Feasibility Indicators

c0 c1 c2 c3 c4

Cancel < Back Next > Finish

MegaWizard Plug-In Manager [page 10 of 14]

### ALTPLL

1 Parameter Settings 2 PLL Reconfiguration 3 Output Clocks 4 EDA 5 Summary

clk c0 > clk c1 > clk c2 > clk c3 > clk c4

my\_pll

inclk0  
areset

inclk0 frequency: 50.000 MHz  
Operation Mode: Normal

Clk	Ratio	Ph (deg)	DC (%)
c0	1/1	0.00	50.00
c1	4/1	0.00	50.00
c2	2/1	0.00	25.00

Cyclone IV E

c2 - Core/External Output Clock  
Able to implement the requested PLL

设置输出时钟3

☒ Use this clock

Clock Tap Settings

	Requested settings	Actual settings
<input type="radio"/> Enter output clock frequency:	100.00000000 MHz	100.000000
<input checked="" type="radio"/> Enter output clock parameters:		
Clock multiplication factor	2	2
Clock division factor	1	1
Clock phase shift	0.00 deg	0.00
Phase shift step resolution(ps)		
Clock duty cycle (%)	25.00	25.00


More Details >>

Per Clock Feasibility Indicators

c0 c1 c2 c3 c4

Cancel < Back Next > Finish





## 5 Summary



File	Description
<input checked="" type="checkbox"/> my_pll.v	Variation file
<input checked="" type="checkbox"/> my_pll.ppf	PinPlanner ports PPF file
<input type="checkbox"/> my_pll.inc	AHDL Include file
<input type="checkbox"/> my_pll.cmp	VHDL component declaration file
<input type="checkbox"/> my_pll.bsf	Quartus II symbol file
<input type="checkbox"/> my_pll_inst.v	Instantiation template file
<input type="checkbox"/> my_pll_bb.v	Verilog HDL black-box file

File	Description
<input checked="" type="checkbox"/> my_pll.v	Variation file
<input checked="" type="checkbox"/> my_pll.ppf	PinPlanner ports PPF file
<input type="checkbox"/> my_pll.inc	AHDL Include file
<input type="checkbox"/> my_pll.cmp	VHDL component declaration file
<input type="checkbox"/> my_pll.bsf	Quartus II symbol file
<input type="checkbox"/> my_pll_inst.v	Instantiation template file
<input type="checkbox"/> my_pll_bb.v	Verilog HDL black-box file

Cancel < Back Next > Finish