



打开 quartus 软件，然后 TOOL，选择 MegaWizard 选项，弹出如下图：



MegaWizard Plug-In Manager - FIFO [page 3 of 9]

FIFO

About Documentation

1 Parameter Settings 2 EDA 3 Summary

Width, Clks, Synchronization DCFIFO 1 DCFIFO 2 Rdreq Option, Blk Type Optimization, Circuitry Protection

my_fifo

data[15..0] wrfull
wrreq wrempty
wrclk wrusedw[5..0]
rdreq (ack) q[15..0]
rdclk rdfull
rdempty
rdusedw[5..0]

16 bits x 64 words

Currently selected device family: Cydone IV E

☒ Match project/default

How wide should the FIFO be? 16 bits 数据位宽

☐ Use a different output width and set to 16 bits

How deep should the FIFO be? 64 words FIFO深度

Do you want a common clock for reading and writing the FIFO?

☐ Yes, synchronize both reading and writing to 'dclk'. Create one set of full/empty control signals.

☒ No, synchronize reading and writing to 'rdclk' and 'wrclk', respectively. Create a set of full/empty control signals for each clock.


如果读和写时钟相同，选此项

如果读和写时钟不同，选此项

Resource Usage

20 lut + 1 M9K + 90 reg

Cancel < Back Next > Finish



FIFO

[About](#)[Documentation](#)

1 Parameter Settings

2 EDA

3 Summary

Width, Clks, Synchronization > DCFIFO 1 > DCFIFO 2 > Rdreq Option, Blk Type > Optimization, Circuitry Protection >

my_fifo

data[15..0]

wrreq

wrclk

rdreq (ack)

rdclk

wrfull

wrempty

wrusedw[5..0]

q[15..0]

rdfull

rdempty

rdusedw[5..0]

16 bits x 64 words

Resource Usage

20 lut + 1 M9K + 90 reg

Latency and Related Options

Total latency, clock synchronization, metastability protection, area, and fmax options must be set as a group. Total latency is the sum of two write clock rising edges and the number of read clocks selected below.

Which option(s) is most important to the DCFIFO?
(Read clk sync stages, metastability protection, area, fmax)

☒ **Lowest latency but requires synchronized clocks**
1 sync stage, no metastability protection, smallest size, good fmax

☐ **Minimal setting for unsynchronized clocks**
2 sync stages, good metastability protection, medium size, good fmax

☐ **Best metastability protection, best fmax, unsynchronized clocks**
3 or more sync stages, best metastability protection, largest size, best fmax

How many sync stages?


优化选项

Cancel

< Back

Next >

Finish



FIFO

[About](#)[Documentation](#)

1 Parameter Settings

2 EDA

3 Summary

Width, Clks, Synchronization > DCFIFO 1 > **DCFIFO 2** > Rdreq Option, Blk Type > Optimization, Circuitry Protection

my_fifo

data[15..0]

wrreq

wrclk

rdreq (ack)

rdclk

wrrfull

wrempty

wrusedw[5..0]

q[15..0]

rdfull

rdempty

rdusedw[5..0]

18 bits x 64 words

Which optional output control signals do you want?

Read-side

☒ full

☒ empty

☒ usedw[]

Note: These signals are synchronous to 'rdclk'

Write-side

☒ full

☒ empty

☒ usedw[]

Note: These signals are synchronous to 'wrclk'

☐ Add an extra MSB to usedw port(s)

☐ Asynchronous clear

Note: For more accurate timing analysis, use the TimeQuest Timing Analyzer. If you are using the Classic Timing Analyzer, turn on the Enable Recovery/Removal analysis option.

☐ Add circuit to synchronize 'aclr' input with 'wrclk'

FIFO的指示信号，有部分会用到

usedw[] is the number of words in the FIFO.
Note: You can use the MSB to generate a half-full flag.

Resource Usage


20 lut + 1 M9K + 90 reg

Cancel

< Back

Next >

Finish



FIFO

[About](#)[Documentation](#)

1 Parameter Settings

2 EDA

3 Summary

Width, Clks, Synchronization > DCFIFO 1 > DCFIFO 2 > **Rdreq Option, Blk Type** > Optimization, Circuitry Protection >

my_fifo

data[15..0]

wrfull

wrreq

wrempty

wrclk

wrusedw[5..0]

rdreq (ack)

q[15..0]

rdclk

rdfull

rdempty

rdusedw[5..0]

16 bits x 64 words

Which kind of read access do you want with the 'rdreq' signal?

Normal synchronous FIFO mode.
The data becomes available after 'rdreq' is asserted;
'rdreq' acts as a read request.

☒ Show-ahead synchronous FIFO mode.
The data becomes available before 'rdreq' is asserted;
'rdreq' acts as a read acknowledge.
Note: This mode suffers a performance penalty.

What should the memory block type be?

☒ Auto

☐ M9K

☐ Reduce RAM usage (decreases speed and increases number of LEs). Available if data width is divisible by 9.

☐ MLAB

☐ M144K

Set the maximum block depth to words

Resource Usage

20 lut + 1 M9K + 90 reg

Cancel


< Back

Next >

Finish

先有读使能，才输出数据

先输出数据，如果有读使能，则输出下一个数据



FIFO

[About](#)[Documentation](#)

1 Parameter Settings

2 EDA

3 Summary

Width, Clks, Synchronization > DCFIFO 1 > DCFIFO 2 > Rdreq Option, Blk Type > Optimization, Circuitry Protection >

my_fifo

data[15..0]

✕

wrreq

✕

wrclk

✕

wrusedw[5..0]

✕

rdreq (ack)

✕

q[15..0]

✕

rdclk

✕

rdusedw[5..0]

✕

16 bits x 64 words

Would you like to disable any circuitry protection?
If not required, overflow and underflow checking can be disabled to improve performance.

☐ Disable overflow checking. Writing to a full FIFO will corrupt contents.

☐ Disable underflow checking. Reading from an empty FIFO will corrupt contents.

☐ Implement FIFO storage with logic cells only, even if the device contains memory blocks

Resource Usage


16 lut + 1 M9K + 100 reg

Cancel

< Back

Next >

Finish



FIFO

[About](#)[Documentation](#)

1 Parameter Settings

2 EDA

3 Summary

Width, Clks, Synchronization > DCFIFO 1 > DCFIFO 2 > Rdreq Option, Blk Type > Optimization, Circuitry Protection >

my_fifo

data[15..0]

wrreq

wrcclk wrusedw[5..0]

rdreq (ack) q[15..0]

rdclk rdusedw[5..0]

16 bits x 64 words

Resource Usage

16 lut + 1 M9K + 100 reg

Would you like to disable any circuitry protection?
If not required, overflow and underflow checking can be disabled to improve performance.

☐ Disable overflow checking. Writing to a full FIFO will corrupt contents.

☐ Disable underflow checking. Reading from an empty FIFO will corrupt contents.

☐ Implement FIFO storage with logic cells only, even if the device contains memory blocks

Cancel

< Back


Next >

Finish



Documentation

3 Summary



F:\panwm100.mdyedu\trunk\03 市场\开发板资料\开发板配套资料\配套进阶练习\14. IP核设计(FIFO)\project\

Cancel < Back Next > Finish